
Design of Energy-Efficient Application-Specific Instruction Set Processors
by Glokler, Tilman; Meyr, Heinrich-
This Item Qualifies for Free Shipping!*
*Excludes marketplace orders.
Rent Textbook
Rent Digital
New Textbook
We're Sorry
Sold Out
Used Textbook
We're Sorry
Sold Out
How Marketplace Works:
- This item is offered by an independent seller and not shipped from our warehouse
- Item details like edition and cover design may differ from our description; see seller's comments before ordering.
- Sellers much confirm and ship within two business days; otherwise, the order will be cancelled and refunded.
- Marketplace purchases cannot be returned to eCampus.com. Contact the seller directly for inquiries; if no response within two days, contact customer service.
- Additional shipping costs apply to Marketplace purchases. Review shipping costs at checkout.
Summary
Table of Contents
Foreword | |
Acknowledgements | |
About the Authors | |
Introduction | |
Focus and Related Work | |
Focus of this Work | |
Previous Work | |
Differences to Previous Work | |
Efficient Low-Power Hardware Design | |
Metrics of the Implementation and the Hardware Design Methodology | |
Basics of Low-Energy Hardware Design | |
Techniques to Reduce the Energy Consumption | |
Concluding Remarks | |
Application-Specific Processor Architectures | |
Definitions of ASIP Related Terms | |
ASIP Applications | |
ASIP Design Space | |
Critical Factors for Energy-Efficient ASIPs | |
Concluding Remarks | |
The ASIP Design Flow | |
Example Applications | |
Application Profiling and Partitioning | |
Combined ASIP HW/SW Synthesis and Profiling | |
Verification | |
Concluding Remarks | |
The ASIP Design Environment | |
The LISA Language | |
The LISA Design Environment | |
Extensions to the LISA Design Environment | |
Concluding Remarks | |
Case Studies | |
Case Study I: BVD-T Acquisition and Tracking | |
Case Study II: Linear Algebra Kernels and Eigenvalue Decomposition | |
Concluding Remarks | |
Summary | |
ASIP Development Using LIS 2.0 | |
The LISA 2.0 Language | |
Design Space Exploration | |
Design Implementation | |
Software Tools Generation | |
System Integration | |
Summary | |
Computational Kernels | |
The CORDIC Algorithm | |
FIR Filter | |
The Fast Fourier Transform | |
Vector/Matrix Operations | |
Complex EVD Using a Jacobi-like Algorithm | |
ICORE Instruction Set Architecture | |
Processor Resources | |
Pipeline Organization | |
Instruction Summary | |
Exceptions to the Hidden Pipeline Model | |
ICORE Memory Organization and I/O Space | |
Instruction Coding | |
Different ICORE Pipeline Organizations | |
ICORE HDL Description Templates | |
Generic Register File Entity | |
Generic Bit-Manipulation Unit | |
Area, Power and Design Time for ICORE | |
Acronyms | |
Bibliography | |
Table of Contents provided by Publisher. All Rights Reserved. |
An electronic version of this book is available through VitalSource.
This book is viewable on PC, Mac, iPhone, iPad, iPod Touch, and most smartphones.
By purchasing, you will be able to view this book online, as well as download it, for the chosen number of days.
Digital License
You are licensing a digital product for a set duration. Durations are set forth in the product description, with "Lifetime" typically meaning five (5) years of online access and permanent download to a supported device. All licenses are non-transferable.
More details can be found here.
A downloadable version of this book is available through the eCampus Reader or compatible Adobe readers.
Applications are available on iOS, Android, PC, Mac, and Windows Mobile platforms.
Please view the compatibility matrix prior to purchase.